


FIG.1



DEFINITION

| | |
|-------------|--------------|
| APPOINTMENT | bw_remaining |
| 19 | 13 |

INITIAL VALUE

| | |
|---|------|
| 0 | 4915 |
|---|------|

READ-IN VALUE

| | |
|---|--------------------------------------|
| 0 | DIRECTLY PREVIOUS SUCCESSFUL LOCK |
|---|--------------------------------------|

EFFECT OF LOCK

| | |
|-------------|------------------------|
| DISREGARDED | CONDITIONAL WRITING |
|-------------|------------------------|

FIG.2




FIG.3

TRANSMIT FIRST

| | | | | | | | | | | | | |
|----|--------|---|---|-----|-----|----|-------|-----|----|----|----|-----|
| 10 | phy_ID | 0 | L | gap | cnt | sp | del_c | pwr | p0 | p1 | p2 | i_m |
|----|--------|---|---|-----|-----|----|-------|-----|----|----|----|-----|

FIG. 4A

TRANSMIT FIRST

| | | | | | | | | | | | | | |
|----|--------|---|---|-----|----|----|----|----|----|----|----|----|----|
| 10 | phy_ID | 1 | n | rsv | pa | pb | pc | pd | pe | pf | pg | ph | rm |
|----|--------|---|---|-----|----|----|----|----|----|----|----|----|----|

LOGICAL INVERSION OF FIRST QUADLET

SELF-ID
PACKET #0

| | | | | | | | | | | | | | |
|----|--------|---|---|-----|----|----|----|----|----|----|----|----|----|
| 10 | phy_ID | 1 | n | rsv | pa | pb | pc | pd | pe | pf | pg | ph | rm |
|----|--------|---|---|-----|----|----|----|----|----|----|----|----|----|

SELF-ID
PACKET #1, #2, #3

| | n | pa | pb | pc | pd | pe | pf | pg | ph |
|-----------|---|-----|-----|-----|-----|-----|-----|-----|-----|
| PACKET #1 | 0 | p3 | p4 | p5 | p6 | p7 | p8 | p9 | p10 |
| PACKET #2 | 1 | p11 | p12 | P13 | p14 | p15 | p16 | p17 | p18 |
| PACKET #3 | 2 | p19 | p20 | p21 | p22 | p23 | p24 | p25 | p26 |

FIG. 4B




FIG.5

FIG. 6

| | |
|------|----------------------------------|
| 900h | Output Master Plug Register |
| 904h | Output Plug Control Register #0 |
| 908h | Output Plug Control Register #1 |
| ⋮ | ⋮ |
| ⋮ | ⋮ |
| ⋮ | ⋮ |
| 97Ch | Output Plug Control Register #30 |
| 980h | Input Master Plug Register |
| 984h | Input Plug Control Register #0 |
| 988h | Input Plug Control Register #1 |
| ⋮ | ⋮ |
| ⋮ | ⋮ |
| ⋮ | ⋮ |
| 9FCh | Input Plug Control Register #30 |

FIG. 7A

| oMPR | | | | | | 5 (bit) |
|----------------------|------------------------------|-----------------------------------|----------------------------|----------------|------------------------|---------------------|
| data rate capability | broadcast channel base | non-persistent extension field | persistent extension field | reserved | number of output plugs | |
| 2 | 6 | 8 | 8 | 3 | 5 | |
| on-line | broadcast connection counter | point-to-point connection counter | reserved | channel number | data rate | overhead ID payload |

oPCR[n]

FIG. 7B

| iMPR | | | | | | 5 (bit) |
|----------------------|------------------------------|-----------------------------------|----------------------------|----------------|-----------------------|---------|
| data rate capability | reserved | non-persistent extension field | persistent extension field | reserved | number of input plugs | |
| 2 | 6 | 8 | 8 | 3 | 5 | |
| on-line | broadcast connection counter | point-to-point connection counter | reserved | channel number | reserved | |


iPCR[n]

FIG. 7C

| iPCR | | | | | | 16 (bit) |
|----------------------|----------|-----------------------------------|----------|----------------|----------|----------|
| data rate capability | reserved | point-to-point connection counter | reserved | channel number | reserved | |
| 1 | 1 | 6 | 2 | 6 | 16 | |

FIG. 7D

FIG. 8






FIG. 9

FIG. 10




FIG. 11





FIG. 12

FIG. /3






FIG.14




FIG. 15




FIG. 16




FIG. 17




FIG.18




FIG. 19